Physical design execution¡ªthe key to transforming silicon visions into reality.

°®½´ÊÓÆµ

SHREE LAGUDUVA, MSEE, is an accomplished ASIC physical design engineer at Apple with nearly a decade of industry experience in chip implementation. He earned his master¡¯s degree in electrical engineering with a focus on VLSI (circuits and systems) from the University of Texas at Dallas. His expertise spans across various disciplines, including physical verification and static timing analysis. Laguduva has led the successful execution of several system-on-a-chips (SOCs), working on various technology nodes. He is deeply passionate about achieving optimal timing closure, striving for the best possible power, performance, and area in his designs.

Shree Laguduva
Shree Laguduva's courses currently open for enrollment

Physical Design Flow From Netlist to GDSII

VLSI.X408
$980
  • Live-Online Attend via Zoom at scheduled times.
Schedule
Date Start Time End Time Meeting Type Location
Fri, 06-05-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 06-12-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 06-26-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 07-10-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 07-24-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 07-31-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 08-07-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 08-21-2026 5:30pm 9:00pm Live-Online REMOTE
Fri, 08-28-2026 5:30pm 9:00pm Live-Online REMOTE
 

This class is offered in an online synchronous format. Students are expected to log into this course via Canvas at the start time of scheduled meetings and participate via Zoom, for the duration of each scheduled class meeting.

No meeting June 19, July 3, July 17, & August 14, 2026. To see all meeting dates, click "Full Schedule" below.

You will be granted access in Canvas to your course site and course materials approximately 24 hours prior to the published start date of the course.

Required Tools and Materials: Students are required to bring laptops for coursework. Home access to a computer with broadband internet access. A 24" or larger monitor is preferred but not required.

Recommended Texts:    
Physical Design Essentials: An ASIC Design Implementation Perspective, Khosrow Golshan, Springer, 2010, ISBN-10: 144194219X, ISBN-13: 978-1441942197.

SoC Physical Design: A Comprehensive Guide, Chakravarthi and Koteshwar, Springer, 2022, ISBN: 9783030981112

CMOS VLSI Design: A Circuits and Systems Perspective, Weste and Harris, Pearson, 2015, ISBN: 9789332559042